Early power analysis with CPF - A PRACTICAL GUIDE TO LOW-POWER DESIGN

There are two challenges facing SoC designers who want to perform power analysis and management. First, and most obviously, designers need to verify that

their design intent is captured in CPF results in a design that meets power budgets for all modes of operation. Second, designers exploring architectural

alternatives at the RT level of abstraction need to be able to rapidly evaluate the power impact of their choices and then capture their decisions in CPF for

use by other tools in the design flow.

http://www.powerdesignindia.co.in/ART_8800550528_2900003_TA_a8290115.HTM?Click_from=PDF