Previous in Forum: Sulphur Gas and Ceramic Blankets   Next in Forum: HIC Test of SA 516 Gr 70 Plate-to-Plate Weld Joint
Close
Close
Close
3 comments
Rate Comments: Nested
Participant

Join Date: Apr 2009
Posts: 2

The Most Effective Carrier Tape Design Rule for WLCSP's

04/09/2009 7:30 AM

This discussion will focus on the carrier tape design rule formulation for the Wafer Level Chip Scale Packages (WLCSP) especially to those cubic package dimensions.

Register to Reply
Interested in this topic? By joining CR4 you can "subscribe" to
this discussion and receive notification when new comments are added.
Participant

Join Date: Sep 2011
Posts: 2
#1

Re: The Most Effective Carrier Tape Design Rule for WLCSP's

09/06/2011 6:47 AM

What are the dimensions of device concerned? Or the range of die size?

Register to Reply
Participant

Join Date: Apr 2009
Posts: 2
#2
In reply to #1

Re: The Most Effective Carrier Tape Design Rule for WLCSP's

09/06/2011 6:57 AM

0.5 mm x 0.6 mm

Register to Reply
Participant

Join Date: Sep 2011
Posts: 2
#3
In reply to #2

Re: The Most Effective Carrier Tape Design Rule for WLCSP's

09/06/2011 8:45 PM

This is really small. I'm also working on same dimension of device.

If just refering to the IEC60286 standard (tilting <10deg), it's impossible to design a tape for it considering the tape tolerance. The only solution is to relax the criteria, allow tilting but not flipping of die.

However, the taping process is not stable. Since small devices are more sensitive to tape pocket dimension. Tape suppliers ahve started working on new technology new tapes.

I'd like to know if you have try those tapes, ie. surftape, half-punched tape, etc.

Register to Reply
Register to Reply 3 comments

Previous in Forum: Sulphur Gas and Ceramic Blankets   Next in Forum: HIC Test of SA 516 Gr 70 Plate-to-Plate Weld Joint

Advertisement